


Vishay Siliconix


Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	600			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	1.2		
Q _g (Max.) (nC)	60			
Q _{gs} (nC)	8.3			
Q _{gd} (nC)	30			
Configuration	Single			



FEATURES

- Surface Mount (IRFBC40S/SiHFBC40S)
- Low-Profile Through-Hole (IRFBC40L, SiHFBC40L)





- · Dynamic dV/dt Rating
- 150 °C Operating Temperature
- · Fast Switching
- · Fully Avalanche Rated
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK is a surface mount power package capable of the accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application. The through-hole version (IRFBC40L/SiHFBC40L) is available for low-profile applications.

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)		
Lead (Pb)-free	IRFBC40SPbF	IRFBC40STRLPbFa	IRFBC40LPbF		
	SiHFBC40S-E3	SiHFBC40STL-E3a	SiHFBC40L-E3		
SnPb	IRFBC40S	IRFBC40STRL ^a	IRFBC40L		
	SiHFBC40S	SiHFBC40STL ^a	SiHFBC40L		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T _C = 25 °C, unless otherwise noted						
PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage ^e		V_{DS}	600	V		
Gate-Source Voltagee		V_{GS}	± 20	V		
Continuous Drain Current	V_{GS} at 10 V $T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 100 ^{\circ}\text{C}$		6.2			
	$T_C = 100 ^{\circ}C$	I _D	3.9	Α		
Pulsed Drain Current ^{a,e}	I _{DM}	25				
Linear Derating Factor		1.0	W/°C			
Single Pulse Avalanche Energy ^{b, e}	E _{AS}	570	mJ			
Repetitive Avalanche Currenta	I _{AR}	6.2	Α			
Repetitive Avalanche Energy ^a	E _{AR}	13	mJ			
Maximum Power Dissipation	T _C = 25 °C	Б	130	W		
	T _A = 25 °C	P _D	3.1] vv		
Peak Diode Recovery dV/dtc, e		dV/dt	3.0	V/ns		

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFBC40S, IRFBC40L, SiHFBC40S, SiHFBC40L

Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS T _C = 25 °C, unless otherwise noted					
PARAMETER	SYMBOL	LIMIT	UNIT		
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	C	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 50 V; starting T_J = 25 °C, L = 27 mH, R_G = 25 Ω , I_{AS} = 6.2 A (see fig. 12).
- c. $I_{SD} \leq 6.2$ A, $dI/dt \leq 80$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 150$ °C.
- d. 1.6 mm from case.
- e. Uses IRFBC40/SiHFBC40 data and test conditions.

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mounted, steady-state) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case	R _{thJC}	-	1.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static					<u>'</u>	•	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	ce to 25 °C, I _D = 1 mA	-	0.70	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zava Cata Valtaga Drain Current		V _{DS} =	= 600 V, V _{GS} = 0 V	-	-	100	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 480 V	V _{DS} = 480 V, V _{GS} = 0 V, T _J = 125 °C		-	500	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.7 A ^b	-	-	1.2	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	100 V, I _D = 3.7 A ^b	4.7	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. } 5^{\text{c}}$		1300	-	pF
Output Capacitance	C _{oss}]			160	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.			30	-	
Total Gate Charge	Qg		I _D = 6.2 A, V _{DS} = 3600 V, see fig. 6 and 13 ^{b, c}	-	-	60	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	8.3	nC
Gate-Drain Charge	Q _{gd}	1		-	-	30	
Turn-On Delay Time	t _{d(on)}			-	13	-	
Rise Time	t _r		$V_{DD} = 300 \text{ V}, I_D = 6.2 \text{ A},$		18	-	ns
Turn-Off Delay Time	t _{d(off)}	$R_G = 9.1 \ \Omega, \ R_D = 47 \ \Omega, V_{GS} = 10 \ V,$ see fig. $10^{b, \ c}$		-	55	-	
Fall Time	t _f			-	20	-	
Internal Source Inductance	L _S	Between lead, and center of die contact		-	7.5	-	nH

Vishay Siliconix

SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Drain-Source Body Diode Characteristic	Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode	-	-	6.2	Α	
Pulsed Diode Forward Current ^a	I _{SM}		-	-	25		
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, \ I_S = 6.2 \text{A}, \ V_{GS} = 0 \text{V}^{\text{b}}$	-	-	1.5	٧	
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 6.2 A, dl/dt = 100 A/μs ^b	-	450	940	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	$1J = 25$ C, $1F = 6.2$ A, $UI/UI = 100$ A/ μ S	-	3.8	7.9	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)				-D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.
- c. Uses IRFBC40/SiHFBC40 data and test conditions.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics

IRFBC40S, IRFBC40L, SiHFBC40S, SiHFBC40L

Vishay Siliconix






Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms

IRFBC40S, IRFBC40L, SiHFBC40S, SiHFBC40L

Vishay Siliconix






Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current

Vishay Siliconix




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 \text{ V}$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91116.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com